"Low-Voltage Limitations and Challenges of Memory-Rich Nano-Scale CMOS LSIs."

Kiyoo Itoh (2007)

Details and statistics

DOI: 10.1109/ICECS.2007.4510907

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics