"Verifying equivalence of memories using a first order logic theorem prover."

Zurab Khasidashvili, Mahmoud Kinanah, Andrei Voronkov (2009)

> Home

Details and statistics

DOI: 10.1109/FMCAD.2009.5351132

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fmcad/KhasidashviliKV09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fmcad/KhasidashviliKV09
Zurab Khasidashvili, Mahmoud Kinanah, Andrei Voronkov:
Verifying equivalence of memories using a first order logic theorem prover. FMCAD 2009: 128-135

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.