"Hierarchical layout verification for submicron designs."

Wolfgang Meier (1990)

Details and statistics

DOI: 10.1109/EDAC.1990.136677

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics