"Proof theory and a validation condition generator for VHDL."

Luis Sánchez Fernández, Peter T. Breuer, Carlos Delgado Kloos (1994)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-28

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/eurodac/FernandezBK94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/FernandezBK94
Luis Sánchez Fernández, Peter T. Breuer, Carlos Delgado Kloos:
Proof theory and a validation condition generator for VHDL. EURO-DAC 1994: 512-517

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.