"FPGA Implementation of a High-Speed Stereo Matching Processor Based on ..."

Masanori Hariyama, Keita Tanji, Michitaka Kameyama (2009)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2009-11-03

- no documents available
- export record
  dblp key:
  - conf/ersa/HariyamaTK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ersa/HariyamaTK09
Masanori Hariyama, Keita Tanji, Michitaka Kameyama:
FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation. ERSA 2009: 263-266

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.