Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Leveraging the VTA-TVM Hardware-Software Stack for FPGA Acceleration of ..."

Thierry Moreau, Tianqi Chen, Luis Ceze (2018)

> Home

Details and statistics

DOI: 10.1145/3229762.3229766

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asplos/MoreauCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asplos/MoreauCC18
Thierry Moreau, Tianqi Chen, Luis Ceze:
Leveraging the VTA-TVM Hardware-Software Stack for FPGA Acceleration of 8-bit ResNet-18 Inference. ReQuEST@ASPLOS 2018: 5

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.