"SafeTPU: A Verifiably Secure Hardware Accelerator for Deep Neural Networks."

Maria I. Mera Collantes, Zahra Ghodsi, Siddharth Garg (2020)

Details and statistics

DOI: 10.1109/VTS48691.2020.9107564

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics