"Record Performance in GAA 2D NMOS and PMOS Using Monolayer MoS2 and WSe2 ..."

W. Mortelmans et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46783.2024.10631395

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/MortelmansBRKDO24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/MortelmansBRKDO24
W. Mortelmans, P. Buragohain, C. Rogan, A. Kitamura, C. J. Dorow, K. P. O'Brien, R. Ramamurthy, J. Lux, T. Zhong, S. Harlson, E. Gillispie, T. Wilson, Adedapo Oni, A. Penumatcha, M. S. Kavrik, K. Maxey, A. Kozhakhmetov, C. C. Lin, S. Lee, A. Vyatskikh, N. Arefin, P. Fischer, J. Kevek, T. Tronic, M. Metz, S. B. Clendenning, U. Avci:
Record Performance in GAA 2D NMOS and PMOS Using Monolayer MoS2 and WSe2 with Scaled Contact and Gate Length. VLSI Technology and Circuits 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.