"A 67F2 Reconfigurable PUF Using 1T2R RRAM Switching Competition ..."

Yue Cao et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46783.2024.10631415

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/CaoYYLL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/CaoYYLL24
Yue Cao, Honghu Yang, Jianguo Yang, Qi Liu, Ming Liu:
A 67F² Reconfigurable PUF Using 1T2R RRAM Switching Competition in 28nm CMOS with 5e-9 Bit Error Rate. VLSI Technology and Circuits 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.