"TileNET: Scalable Architecture for High-Throughput Ternary Convolution ..."

Sahu Sai Vikram et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSID.2018.113

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/VikramPMP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/VikramPMP18
Sahu Sai Vikram, Vibha Panty, Mihir Mody, Madhura Purnaprajna:
TileNET: Scalable Architecture for High-Throughput Ternary Convolution Neural Networks Using FPGAs. VLSID 2018: 461-462

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.