"A 4Gbps 0.57pJ/bit Process-Voltage-Temperature Variation Tolerant ..."

Suresh Srinivasan et al. (2009)

> Home

Details and statistics

DOI: 10.1109/VLSI.DESIGN.2009.69

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SrinivasanMEK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SrinivasanMEK09
Suresh Srinivasan, Sanu Mathew, Vasantha Erraguntla, Ram Krishnamurthy:
A 4Gbps 0.57pJ/bit Process-Voltage-Temperature Variation Tolerant All-Digital True Random Number Generator in 45nm CMOS. VLSI Design 2009: 301-306

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.