"An SRAM-Based Multi-Operand Architecture Implementing Multi-Bit Boolean ..."

Dhayan Dhananjaya Senanayake et al. (2025)

> Home

Details and statistics

DOI: 10.1109/VLSID64188.2025.00038

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/SenanayakeTMS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SenanayakeTMS25
Dhayan Dhananjaya Senanayake, Priyanshu Tyagi, Sparsh Mittal, Rekha Singhal:
An SRAM-Based Multi-Operand Architecture Implementing Multi-Bit Boolean Functions Using in-Memory Periphery Computing. VLSID 2025: 145-150

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.