"Low Power Combinational Circuit Synthesis targeting Multiplexer based FPGAs."

D. Satyanarayana, Santanu Chattopadhyay, Jakki Sasidhar (2004)

> Home

Details and statistics

DOI: 10.1109/ICVD.2004.1260906

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SatyanarayanaCS04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SatyanarayanaCS04
D. Satyanarayana, Santanu Chattopadhyay, Jakki Sasidhar:
Low Power Combinational Circuit Synthesis targeting Multiplexer based FPGAs. VLSI Design 2004: 79-84

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.