"Modeling and Analysis of Noise Margin in SET Logic."

Chaitanya Sathe, Santanu Mahapatra (2007)

> Home

Details and statistics

DOI: 10.1109/VLSID.2007.109

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SatheM07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SatheM07
Chaitanya Sathe, Santanu Mahapatra:
Modeling and Analysis of Noise Margin in SET Logic. VLSI Design 2007: 207-214

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.