"A Novel Low Power Error Detection Logic for Inexact Leading Zero ..."

B. Naveen Kumar Reddy et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSID.2014.29

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ReddySVS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ReddySVS14
B. Naveen Kumar Reddy, M. Chandra Sekhar, Sreehari Veeramachaneni, M. B. Srinivas:
A Novel Low Power Error Detection Logic for Inexact Leading Zero Anticipator in Floating Point Units. VLSID 2014: 128-132

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.