"FPGA-Based Acceleration of LU decomposition for Analog and RF Circuit ..."

Yogesh Mahajan et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VLSID49098.2020.00040

access: closed

type: Conference or Workshop Paper

metadata version: 2025-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/MahajanONDSP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MahajanONDSP20
Yogesh Mahajan, Shashank Obla, Mini K. Namboothiripad, Mandar J. Datar, Niraj N. Sharma, Sachin B. Patkar:
FPGA-Based Acceleration of LU decomposition for Analog and RF Circuit Simulation. VLSID 2020: 131-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.