default search action
"Clock Period Minimization with Iterative Binding Based on Stochastic ..."
Vyas Krishnan, Srinivas Katkoori (2008)
- Vyas Krishnan, Srinivas Katkoori:
Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis. VLSI Design 2008: 641-646
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.