default search action
"A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC."
Manas Kumar Hati, Tarun Kanti Bhattacharyya (2012)
- Manas Kumar Hati, Tarun Kanti Bhattacharyya:
A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC. VLSI Design 2012: 45-50
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.