"A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection."

Hidehiro Fujiwara et al. (2009)

> Home

Details and statistics

DOI: 10.1109/VLSI.DESIGN.2009.54

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-11

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/FujiwaraOINKY09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/FujiwaraOINKY09
Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection. VLSI Design 2009: 295-300

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.