default search action
"A 1.8GHz Digital PLL in 65nm CMOS."
Biman Chattopadhyay, Anant S. Kamath, Gopalkrishna Nayak (2011)
- Biman Chattopadhyay, Anant S. Kamath, Gopalkrishna Nayak:
A 1.8GHz Digital PLL in 65nm CMOS. VLSI Design 2011: 47-51
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.