"Reconfiguring CMOS as Pseudo N/PMOS for Defect Tolerance in Nano-Scale CMOS."

Maryam Ashouei, Adit D. Singh, Abhijit Chatterjee (2008)

> Home

Details and statistics

DOI: 10.1109/VLSI.2008.104

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/AshoueiSC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/AshoueiSC08
Maryam Ashouei, Adit D. Singh, Abhijit Chatterjee:
Reconfiguring CMOS as Pseudo N/PMOS for Defect Tolerance in Nano-Scale CMOS. VLSI Design 2008: 27-32

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.