"A 10.4mW 50MHz-BW 80dB-DR Single-Opamp Third-Order CTSDM with ..."

Kai Xing et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VLSICIRCUITS18222.2020.9162797

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/Xing00CM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/Xing00CM20
Kai Xing, Wei Wang, Yan Zhu, Chi-Hang Chan, Rui Paulo Martins:
A 10.4mW 50MHz-BW 80dB-DR Single-Opamp Third-Order CTSDM with SAB-ELD-Merged Integrator and 3-Stage Opamp. VLSI Circuits 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.