Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 290MV Ultra-Low Voltage One-Port SRAM Compiler Design Using a 12T Write ..."

Mahmut E. Sinangil et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502419

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/SinangilLLC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/SinangilLLC18
Mahmut E. Sinangil, Yen-Ting Lin, Hung-Jen Liao, Jonathan Chang:
A 290MV Ultra-Low Voltage One-Port SRAM Compiler Design Using a 12T Write Contention and Read Upset Free Bit-Cell in 7NM FinFET Technology. VLSI Circuits 2018: 13-14

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.