"A 3.2mW SAR-assisted CTΔ∑ ADC with 77.5dB SNDR and 40MHz BW in ..."

Pierluigi Cenci et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778176

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/CenciBRGLMB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/CenciBRGLMB19
Pierluigi Cenci, Muhammed Bolatkale, Robert Rutten, M. Ganzerli, Gerard Lassche, Kofi A. A. Makinwa, Lucien J. Breems:
A 3.2mW SAR-assisted CTΔ∑ ADC with 77.5dB SNDR and 40MHz BW in 28nm CMOS. VLSI Circuits 2019: 230-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.