default search action
"An Area-Efficient Timing Closure Technique for FPGAs Using Shannon's ..."
Deshanand P. Singh, Stephen Dean Brown (2003)
- Deshanand P. Singh, Stephen Dean Brown:
An Area-Efficient Timing Closure Technique for FPGAs Using Shannon's Expansion. VLSI 2003: 41-50
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.