"Evaluation Methodology for Single Electron Encoded Threshold Logic Gates."

Casper Lageweg, Sorin Cotofana, Stamatis Vassiliadis (2003)

> Home

Details and statistics

DOI: 10.1007/0-387-33403-3_16

access: open

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/vlsi/LagewegCV03a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/LagewegCV03a
Casper Lageweg, Sorin Cotofana, Stamatis Vassiliadis:
Evaluation Methodology for Single Electron Encoded Threshold Logic Gates. VLSI-SoC (Selected Papers) 2003: 247-262

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.