default search action
"System and Procesor Design Effort Estimation."
Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau (2007)
- Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau:
System and Procesor Design Effort Estimation. VLSI-SoC (Selected Papers) 2007: 1-21
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.