"A 1.5GHz all-digital frequency-locked loop with 1-bit ΔΣ ..."

Huiying Zhuo et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT.2014.6834880

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/ZhuoLRW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/ZhuoLRW14
Huiying Zhuo, Yu Li, Woogeun Rhee, Zhihua Wang:
A 1.5GHz all-digital frequency-locked loop with 1-bit ΔΣ frequency detection in 0.18μm CMOS. VLSI-DAT 2014: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.