![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"A 11-bit 35-MS/s wide input range SAR ADC in 180-nm CMOS process."
Wen-Chia Luo et al. (2018)
- Wen-Chia Luo, Soon-Jyh Chang, Chun-Po Huang, Hao-Sheng Wu:
A 11-bit 35-MS/s wide input range SAR ADC in 180-nm CMOS process. VLSI-DAT 2018: 1-4
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.