"An all-digital Read Stability and Write Margin characterization scheme for ..."

Yi-Wei Lin et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT.2012.6212589

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/LinTYLWCJHLLS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/LinTYLWCJHLLS12
Yi-Wei Lin, Ming-Chien Tsai, Hao-I Yang, Geng-Cing Lin, Shao-Cheng Wang, Ching-Te Chuang, Shyh-Jye Jou, Wei Hwang, Nan-Chun Lien, Kuen-Di Lee, Wei-Chiang Shih:
An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array. VLSI-DAT 2012: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.