"A 0.47V-1.17V 32KB Timing Speculative SRAM in 28nm HKMG CMOS."

Mishal Kumar et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VDAT50263.2020.9190622

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/KumarGDG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/KumarGDG20
Mishal Kumar, Anuj Grover, Vivek Dikshit, Varshita Gupta:
A 0.47V-1.17V 32KB Timing Speculative SRAM in 28nm HKMG CMOS. VDAT 2020: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.