"Implementation of Gating Technique with Modified Scan Flip-Flop for Low ..."

R. Jayagowri, K. S. Gurumurthy (2012)

> Home

Details and statistics

DOI: 10.1007/978-3-642-31494-0_7

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/JayagowriG12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/JayagowriG12
R. Jayagowri, K. S. Gurumurthy:
Implementation of Gating Technique with Modified Scan Flip-Flop for Low Power Testing of VLSI Chips. VDAT 2012: 52-58

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.