"Design and Implementation of Mixed Parallel and Dataflow Architecture for ..."

Rituparna Choudhury, P. Rangababu (2017)

> Home

Details and statistics

DOI: 10.1007/978-981-10-7470-7_70

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/ChoudhuryR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/ChoudhuryR17
Rituparna Choudhury, P. Rangababu:
Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction Hardware in HEVC Decoder. VDAT 2017: 742-750

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.