"Design of sequential circuits using single-clocked Energy efficient ..."

Manash Chanda et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISVDAT.2014.6881076

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/ChandaCNM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/ChandaCNM14
Manash Chanda, Ananda Sankar Chakraborty, S. Nag, Raina Modak:
Design of sequential circuits using single-clocked Energy efficient adiabatic Logic for ultra low power application. VDAT 2014: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.