"A Dual Material Double-Layer Gate Stack Junctionless Transistor for ..."

Ratul Kumar Baruah, Roy P. Paily (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-642-42024-5_15

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/BaruahP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/BaruahP13
Ratul Kumar Baruah, Roy P. Paily:
A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance. VDAT 2013: 118-127

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.