"PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL."

Botond Sándor Kirei, Calin Adrian Farcas, Marina Dana Topa (2020)

> Home

Details and statistics

DOI: 10.1109/TSP49548.2020.9163455

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/tsp/SandorFT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tsp/SandorFT20
Botond Sándor Kirei, Calin Adrian Farcas, Marina Dana Topa:
PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL. TSP 2020: 333-336

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.