default search action
"Formalization of VHDL Synthesis Procedure in Higher-Order Logic."
X. Wang, Edward P. Stabler (1991)
- X. Wang, Edward P. Stabler:
Formalization of VHDL Synthesis Procedure in Higher-Order Logic. TPHOLs 1991: 106-120
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.