"A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for ..."

Fredrick Angelo R. Galapon et al. (2018)

Details and statistics

DOI: 10.1109/TENCON.2018.8650488

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics