"Hardware Accelerator Design for Image Processing."

Shih-An Li et al. (2012)

> Home

Details and statistics

DOI: 10.1007/978-3-642-32527-4_48

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/taros/LiWYC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/taros/LiWYC12
Shih-An Li, Ching-Chang Wong, Ching-Yang Yang, Li-Feng Chen:
Hardware Accelerator Design for Image Processing. TAROS 2012: 436-437

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.