"Design of FIR Filter Based on FPGA."

Cai-Hong Liu, Shuang-Liang Tian, Zilong Liu (2018)

> Home

Details and statistics

DOI: 10.1145/3290589.3290602

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ssip/LiuTL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ssip/LiuTL18
Cai-Hong Liu, Shuang-Liang Tian, Zilong Liu:
Design of FIR Filter Based on FPGA. SSIP 2018: 46-50

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.