default search action
"Difficulty of predicting interconnect delay in a timing driven FPGA CAD flow."
Valavan Manohararajah et al. (2006)
- Valavan Manohararajah, Gordon R. Chiu, Deshanand P. Singh, Stephen Dean Brown:
Difficulty of predicting interconnect delay in a timing driven FPGA CAD flow. SLIP 2006: 3-8
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.