"A Memory-Efficient Hardware Architecture for Deformable Convolutional ..."

Yue Yu et al. (2021)

> Home

Details and statistics

DOI: 10.1109/SIPS52927.2021.00033

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/YuLMW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/YuLMW21
Yue Yu, Jiapeng Luo, Wendong Mao, Zhongfeng Wang:
A Memory-Efficient Hardware Architecture for Deformable Convolutional Networks. SiPS 2021: 140-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.