"A high parallel macro block level layered LDPC decoding architecture based ..."

Qian Xie et al. (2011)

> Home

Details and statistics

DOI: 10.1109/SIPS.2011.6088961

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/XieHPCCZG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/XieHPCCZG11
Qian Xie, Qian He, Xiao Peng, Ying Cui, Zhixiang Chen, Dajiang Zhou, Satoshi Goto:
A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering. SiPS 2011: 122-127

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.