"Efficient VLSI Design of Modulo 2n-1 Adder Using Hybrid Carry ..."

Su-Hon Lin et al. (2007)

> Home

Details and statistics

DOI: 10.1109/SIPS.2007.4387534

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/LinSWZC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/LinSWZC07
Su-Hon Lin, Ming-Hwa Sheu, Kuang-Hui Wang, Jun-Jie Zhu, Si-Ying Chen:
Efficient VLSI Design of Modulo 2ⁿ-1 Adder Using Hybrid Carry Selection. SiPS 2007: 142-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.