"Variation-aware core-level redundancy scheme for reliable DSP computation ..."

Wei-Ching Chu et al. (2015)

> Home

Details and statistics

DOI: 10.1109/SIPS.2015.7345008

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/ChuLCW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/ChuLCW15
Wei-Ching Chu, Huai-Ting Li, Ching-Yao Chou, An-Yeu Andy Wu:
Variation-aware core-level redundancy scheme for reliable DSP computation in multi-core systems. SiPS 2015: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.