"A Systolic Architecture of VLSI Implementation of Dynamic Time Warping for ..."

Hong Jeong, Yong Kim (2003)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2006-05-22

- view
  - electronic edition @ actapress.com
- export record
  dblp key:
  - conf/sip/JeongK03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sip/JeongK03
Hong Jeong, Yong Kim:
A Systolic Architecture of VLSI Implementation of Dynamic Time Warping for Speech Recognition. SIP 2003: 109-114

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.