"A predicate-aware modulo scheduling for improving resource efficiency of ..."

Jhin-Bin Jiang, Kuen-Cheng Chiang, Jean Jyh-Jiun Shann (2012)

> Home

Details and statistics

DOI: 10.1109/SIES.2012.6356604

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sies/JiangCS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sies/JiangCS12
Jhin-Bin Jiang, Kuen-Cheng Chiang, Jean Jyh-Jiun Shann:
A predicate-aware modulo scheduling for improving resource efficiency of coarse grained reconfigurable architectures. SIES 2012: 311-314

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.