"Exact Multi-Level Benchmark Circuit Generation for Logic Synthesis Evaluation."

Walter Lau Neto et al. (2018)

Details and statistics

DOI: 10.1109/SBCCI.2018.8533248

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics