"High-Performance and Area-Efficient Reduction Circuits on FPGAs."

Ling Zhuo, Viktor K. Prasanna (2005)

> Home

Details and statistics

DOI: 10.1109/CAHPC.2005.28

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/sbac-pad/ZhuoP05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbac-pad/ZhuoP05
Ling Zhuo, Viktor K. Prasanna:
High-Performance and Area-Efficient Reduction Circuits on FPGAs. SBAC-PAD 2005: 52-59

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.