default search action
"Simulation-based circuit-activity estimation for FPGAs containing hard blocks."
Sean Seeley et al. (2017)
- Sean Seeley, Vidya Sankaranaryanan, Zack Deveau, Panagiotis Patros, Kenneth B. Kent:
Simulation-based circuit-activity estimation for FPGAs containing hard blocks. RSP 2017: 36-42
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.